Figure 1 - four bit ripple counter schematic
'clear' signal sets all flip-flops to '1' and all 'bn' to '0'. 'b0' output is changing on rising edge of clock ('clk'). 'b1' output is changing on rising edge of 'b0'. 'b2' output is changing on rising edge of 'b1'. 'b3' output is changing on rising edge of 'b2'.
No comments:
Post a Comment